Google researchers have revealed that memory and interconnect are the primary bottlenecks for LLM inference, not compute power, as memory bandwidth lags 4.7x behind.

The performance of DRAM and HBM chips is key to development of artificial intelligence, so the added value that can be offered by DRAM, especially its HBM subset, might rise over the long term. DRAM ...